D03

AMENDMENTS TO THE CLAIMS

Please cancel claims 1-9, 16, 48 and 49. Please amend claim 39 to correct an error.

1-20. (Cancelled)

- 21. (Previously Amended) A semiconductor package comprising:
- a first semiconductor chip having opposed first and second surfaces, the second surface including a plurality of pads;
- an adhesive layer coupled to the second surface of the first semiconductor chip; and
- a second semiconductor chip stacked over the second surface of the first semiconductor chip and having opposed first and second surfaces; and
- an insulator coupled to the first surface of the second semiconductor chip,

wherein the insulator is coupled between the first surface of the second semiconductor chip and the adhesive layer, and is between the first surface of the second semiconductor chip and each of the pads of the second surface of the first semiconductor chip.

- 22. (Previously Amended) A semiconductor package in accordance with Claim 21 further comprising:
- at least one pad formed on the second surface of the first . semiconductor chip;
- at least one first conductive wire connecting the at least one pad of the first semiconductor chip and a substrate;
- at least one pad formed on the second surface of the second semiconductor chip; and

at least one second conductive wire connecting the at least one pad of the second semiconductor chip and the substrate.

- 23-32. (Cancelled)
- 33-38. (Cancelled)
- 39. (Currently Amended) A semiconductor package comprising:
- a substrate;
- a first semiconductor chip coupled to the substrate, the first semiconductor chip having opposed first and second surfaces:
- a second semiconductor chip having opposed first and second surfaces;
- a first means coupled to the second surface of the first semiconductor chip for coupling the first semiconductor chip to the second semiconductor chip in a stack;
- at least one pad formed on the second surface of the first semiconductor chip; and
- at least one first conductive wire connecting the at least one pad of the first semiconductor chip and the substrate;
- at least one pad formed on the second surface of the second semiconductor chip;
- at least one second conductive wire connecting the at least one pad of the second semiconductor chip and the substrate; and
- an insulator coupled between to the first surface of the second semiconductor chip and the first means, and overlying both the first means and the at least one first conductive wire.
- 40. (Previously Amended) A semiconductor package in accordance with Claim 39 wherein the first means coupled to the

second surface of the first semiconductor chip is an adhesive layer.

- 41. (Previously Added) A semiconductor package in accordance with Claim 40 wherein the adhesive layer is one selected from a group consisting of: nonconductive liquid phase adhesive, a nonconductive adhesive tape, and combinations thereof.
- 42. (Previously Amended) A semiconductor package in accordance with Claim 39 wherein the insulator is one selected from a group consisting of: a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer, a nitride layer, and combinations thereof.
- 43. (Previously Amended) A semiconductor package in accordance with Claim 39 wherein a first end of the at least one first conductive wire is bonded on the substrate by ball bonding and a second end of the at least one first conductive wire is bonded on the at at least one pad of the first semiconductor chip by stitch bonding.
- 44. (Previously Amended) A semiconductor package in accordance with Claim 43 wherein a conductive ball is formed on the at least one pad of the first semiconductor chip bonded by the stitch bonding.
- 45. (Previously Amended) A semiconductor package in accordance with Claim 39 wherein a first end of the at least one first conductive wire is bonded on the substrate and a second end of the at least one first conductive wire is bonded on the

D06

at least one pad of the first semiconductor chip by stitch bonding.

- 46. (Previously Amended) A semiconductor package in accordance with Claim 45 wherein a first end of the at least one first conductive wire is bonded on the substrate and a second end of the at least one first conductive wire is bonded on the at least one pad of the first semiconductor chip by stitch bonding.
- 47. (Previously Added) A semiconductor package in accordance with Claim 39, further comprising a sealing material covering the substrate, the first and second semiconductor chips, and the at least one first and second conductive wires, wherein a portion of the sealing material is between the pads of the second surface of the first semiconductor chip and the insulator.

48-49. (Cancelled)

- 50. (Previously Added) A semiconductor package comprising:
- a first semiconductor chip having opposed first and second surfaces, the second surface including a plurality of pads;
- a plurality of conductive wires, wherein each of the conductive wires is electrically coupled to a respective one of the pads of the first semiconductor chip;
- a second semiconductor chip stacked over the second surface of the first semiconductor chip, the second semiconductor chip including a first surface, and an opposite second surface that includes a plurality of pads;

an insulator coupled to the first surface of the second semiconductor chip, said insulator being between each of the

conductive wires and the first surface of the second semiconductor chip;

an adhesive layer coupled between the insulator and the first surface of the second semiconductor chip; and

a sealing material covering the first and second semiconductor chips, wherein a portion of the sealing material is between the pads of the second surface of the first semiconductor chip and the insulator.

- 51. (Previously Added) A semiconductor package comprising:
- a first semiconductor chip having opposed first and second surfaces, the second surface including a plurality of pads;
- a plurality of conductive wires, wherein each of the conductive wires is electrically coupled to a respective one of the pads of the first semiconductor chip;
- a second semiconductor chip stacked over the second surface of the first semiconductor chip, the second semiconductor chip including a first surface, and an opposite second surface that includes a plurality of pads;

an insulator coupled to the first surface of the second semiconductor chip, said insulator being between the pads of the second surface of the first semiconductor chip and the first surface of the second semiconductor chip; and

an adhesive layer coupled between the insulator and the first surface of the second semiconductor chip, the adhesive layer being entirely inward of the pads of the second surface of the first semiconductor chip.

52. (Previously Added) A semiconductor package in accordance with Claim 51, further comprising a sealing material covering the first and second semiconductor chips, wherein a portion of the sealing material is between the pads of the

(SN: 10/015,374)

06/16/04 18:36 $4084515908 \rightarrow USPTO$ NO.001 D08

second surface of the first semiconductor chip and the insulator.